Files
stc32g128k/App
edisondeng 3c896ec972 fix(rf): register isr_jump.asm and redirect Port3 vector 40
App/isr_jump.asm was never added to wristband.uvproj, so the Port0/Port2/Port3
hardware vector redirects it defines were never assembled. Port3_Isr (declared
as interrupt 16) never actually ran on real P3 port events, causing the
edge-interrupt-driven RF decode to silently never fire. Adds the missing
CSEG/LJMP redirect for vector 40 and registers the file as FileType=2.
2026-07-31 15:52:43 +08:00
..
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00
2026-07-31 13:57:06 +08:00